

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1        1. (Previously Amended) A method of in circuit emulation of  
2        an integrated circuit including a digital data processor capable of  
3        executing program instructions, comprising the steps of:  
4                detecting a first debug event during normal program execution;  
5                upon detection of the first debug event suspending normal  
6        program execution while permitting at least one type interrupt  
7        service routine executed in response to a corresponding interrupt;  
8                incrementing a debug frame counter upon each of the at least  
9        one type interrupt received while suspending normal program  
10      execution;  
11                decrementing the debug frame counter upon each return from  
12      interrupt received while suspending normal program execution;  
13                detecting at least one second debug event during an interrupt  
14      service routine executing while suspending normal program  
15      execution;  
16                upon detection of the second debug event suspending program  
17      execution of the interrupt service routine while permitting  
18      execution of other interrupt service routines in response to  
19      corresponding interrupts; and  
20                storing the count of said debug frame counter upon each second  
21      debug event.
  
- 1        2. (Original) The method of claim 1, wherein said integrated  
2        circuit includes a plurality of debug event detectors, and wherein:  
3                said step of detecting a first debug event occurs at a first  
4        one of the plurality of debug event detectors;  
5                said step of detecting a second debug event occurs at a second  
6        one of the plurality of debug event detectors; and

7        · said step of storing the count of said debug frame counter  
8 occurs at said second one of the plurality of debug event  
9 detectors.

1        3. (Original) The method of claim 2, further comprising:  
2        determining an order of interrupts triggering second debug  
3 events by reading said stored count of said debug frame counter  
4 from each of said debug event detectors.

1        4. (Currently Amended) The method of claim 2, wherein said  
2 integrated circuit includes a plurality of emulation peripherals,  
3 each emulation peripheral including a plurality of debug event  
4 detectors and further comprising:

5        limiting each of said emulation peripherals to triggering a  
6 single debug event before being cleared.

1        5. (Previously Added) The method of claim 4, wherein:  
2        said limiting step includes  
3                upon detecting a debug event at each debug event detector  
4                checking the stored count of the debug frame counter, and  
5                prohibiting triggering a debug event if the stored count  
6                of the debug frame counter is nonzero.

1        6. (Previously Added) The method of claim 1, further  
2 comprising:  
3        resetting the debug frame counter upon return to normal  
4 program execution.

1           7. (Previously Added) The method of claim 1, further  
2 comprising:

3           resetting the debug frame counter upon an abort interrupt  
4 corresponding to an unrecoverable error during an interrupt service  
5 routine.